Altera cyclone V Technical Reference page 2111

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Register
hcintmsk2
on page 18-
175
hctsiz2
on page 18-
177
hcdma2
on page 18-178
hcdmab2
on page 18-
180
hcchar3
on page 18-
180
hcsplt3
on page 18-
183
hcint3
on page 18-185
hcintmsk3
on page 18-
189
hctsiz3
on page 18-
191
hcdma3
on page 18-192
hcdmab3
on page 18-
194
hcchar4
on page 18-
194
hcsplt4
on page 18-
195
hcint4
on page 18-197
hcintmsk4
on page 18-
201
hctsiz4
on page 18-
203
hcdma4
on page 18-204
hcdmab4
on page 18-
205
hcchar5
on page 18-
206
hcsplt5
on page 18-
210
hcint5
on page 18-212
USB 2.0 OTG Controller
Send Feedback
USB OTG Controller Module Registers Address Map
Offset
Width Acces
s
0x54C
32
RW
0x550
32
RW
0x554
32
RW
0x558
32
RW
0x560
32
RW
0x564
32
RW
0x568
32
RO
0x56C
32
RW
0x570
32
RW
0x574
32
RW
0x578
32
RW
0x580
32
RW
0x584
32
RW
0x588
32
RO
0x58C
32
RW
0x590
32
RW
0x594
32
RW
0x598
32
RW
0x5A0
32
RW
0x5A4
32
RW
0x5A8
32
RO
Reset Value
Host Channel 2 Interrupt Mask
0x0
Register
Host Channel 2 Transfer Size
0x0
Register
Host Channel 2 DMA Address
0x0
Register
Host Channel 2 DMA Buffer
0x0
Address Register
Host Channel 3 Characteristics
0x0
Register
Host Channel 3 Split Control
0x0
Register
Host Channel 3 Interrupt Register
0x0
Host Channel 3 Interrupt Mask
0x0
Registe
Host Channel 3 Transfer Size
0x0
Registe
Host Channel 3 DMA Address
0x0
Register
Host Channel 3 DMA Buffer
0x0
Address Register
Host Channel 4 Characteristics
0x0
Register
Host Channel 4 Split Control
0x0
Register
Host Channel 4 Interrupt Register
0x0
Host Channel 4 Interrupt Mask
0x0
Register
Host Channel 4 Transfer Size
0x0
Register
Host Channel 4 DMA Address
0x0
Register
Host Channel 4 DMA Buffer
0x0
Address Register
Host Channel 5 Characteristics
0x0
Register
Host Channel 5 Split Control
0x0
Register
Host Channel 5 Interrupt Register
0x0
18-21
Description
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents