Altera cyclone V Technical Reference page 2126

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

18-36
USB OTG Controller Module Registers Address Map
Name
EP6/HC6 FIFO
EP7/HC7 FIFO
EP8/HC8 FIFO
EP9/HC9 FIFO
EP10/HC10 FIFO
EP11/HC11 FIFO
EP12/HC12 FIFO
EP13/HC13 FIFO
EP14/HC14 FIFO
EP15/HC15 FIFO
Altera Corporation
Description
This address space is
allocated for Endpoint
6/Host Channel 6 push/
pop FIFO access.
This address space is
allocated for Endpoint
7/Host Channel 7 push/
pop FIFO access.
This address space is
allocated for Endpoint
8/Host Channel 8 push/
pop FIFO access.
This address space is
allocated for Endpoint
9/Host Channel 9 push/
pop FIFO access.
This address space is
allocated for Endpoint
10/Host Channel 10
push/pop FIFO access.
This address space is
allocated for Endpoint
11/Host Channel 11
push/pop FIFO access.
This address space is
allocated for Endpoint
12/Host Channel 12
push/pop FIFO access.
This address space is
allocated for Endpoint
13/Host Channel 13
push/pop FIFO access.
This address space is
allocated for Endpoint
14/Host Channel 14
push/pop FIFO access.
This address space is
allocated for Endpoint
15/Host Channel 15
push/pop FIFO access.
Start Address Offset
0x7000
0x8000
0x9000
0xA000
0xB000
0xC000
0xD000
0xE000
0xF000
0x10000
cv_5v4
2016.10.28
End Address Offset
0x7FFF
0x8FFF
0x9FFF
0xAFFF
0xBFFF
0xCFFF
0xDFFF
0xEFFF
0xFFFF
0x10FFF
USB 2.0 OTG Controller
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents