Altera cyclone V Technical Reference page 2467

cv_5v4
2016.10.28
doeptsiz14
The application must modify this register before enabling the endpoint. Once the endpoint is enabled
using Endpoint Enable bit of the Device Endpoint-n Control registers (DIEPCTLn.EPEna/
DOEPCTLn.EPEna), the core modifies this register. The application can only read this register once the
core has cleared the Endpoint Enable bit.
doepdma14
DMA OUT Address.
doepdmab14
DMA Buffer Address.
doepctl15
Out Endpoint 15.
doepint15
This register indicates the status of an endpoint with respect to USB- and AHB-related events. The
application must read this register when the OUT Endpoints Interrupt bit or IN Endpoints Interrupt bit of
the Core Interrupt register (GINTSTS.OEPInt or GINTSTS.IEPInt, respectively) is set. Before the
application can read this register, it must first read the Device All Endpoints Interrupt (DAINT) register to
get the exact endpoint number for the Device Endpoint-n Interrupt register. The application must clear the
appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers.
doeptsiz15
The application must modify this register before enabling the endpoint. Once the endpoint is enabled
using Endpoint Enable bit of the Device Endpoint-n Control registers (DIEPCTLn.EPEna/
DOEPCTLn.EPEna), the core modifies this register. The application can only read this register once the
core has cleared the Endpoint Enable bit.
doepdma15
DMA OUT Address.
doepdmab15
DMA Buffer Address.
dcfg
This register configures the core in Device mode after power-on or after certain control commands or
enumeration. Do not make changes to this register after initial programming.
Module Instance
usb0
usb1
Offset:
0x800
Access:
RW
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
USB 2.0 OTG Controller
Send Feedback
on page 18-821
on page 18-823
on page 18-823
on page 18-824
on page 18-830
on page 18-834
on page 18-836
on page 18-836
0xFFB00000
0xFFB40000
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
Base Address
0xFFB00800
0xFFB40800
18-377
dcfg
Register Address
Altera Corporation