Altera cyclone V Technical Reference page 2556

Hard processor system

Hide thumbs Also See for cyclone V:

Table of Contents

diepctl4 Fields

Altera Corporation

Applies to IN and OUT endpoints. -When Scatter/

Gather DMA mode is enabled, -for IN endpoints this

bit indicates that the descriptor structure and data

buffer with data ready to transmit is setup. -for OUT

endpoint it indicates that the descriptor structure and

data buffer to receive data is setup. -When Scatter/

Gather DMA mode is enabled such as for buffer-

pointer based DMA mode: - for IN endpoints, this bit

indicates that data is ready to be transmitted on the

endpoint. - for OUT endpoints, this bit indicates that

the application has allocated the memory to start

receiving data from the USB. - The core clears this bit

before setting any of the following interrupts on this

endpoint: -SETUP Phase Done -Endpoint Disabled -

Transfer Completed for control endpoints in DMA

mode, this bit must be set to be able to transfer

SETUP data packets in memory.

Applies to IN and OUT endpoints. The application

sets this bit to stop transmitting/receiving data on an

endpoint, even before the transfer for that endpoint is

complete. The application must wait for the Endpoint

Disabled interrupt before treating the endpoint as

disabled. The core clears this bit before setting the

Endpoint Disabled interrupt. The application must set

this bit only if Endpoint Enable is already set for this

Endpoint Enable inactive

Endpoint Enable active

No Endpoint Disable

Endpoint Disable

USB 2.0 OTG Controller

Send Feedback

Show Quick Links

Table of Contents