Altera cyclone V Technical Reference page 2153

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
gintsts Fields
Bit
31
wkupint
30
sessreqint
29
disconnint
USB 2.0 OTG Controller
Send Feedback
Name
Mode:Host and Device. Wakeup Interrupt during
Suspend(L2) or LPM(L1) state. -During Suspend(L2):
- Device Mode - This interrupt is asserted only when
Host Initiated Resume is detected on USB. - Host
Mode - This interrupt is asserted only when Device
Initiated Remote Wakeup is detected on USB -
During LPM(L1):- - Device Mode - This interrupt is
asserted for either Host Initiated Resume or Device
Initiated Remote Wakeup on USB. - Host Mode - This
interrupt is asserted for either Host Initiated Resume
or Device Initiated Remote Wakeup on USB.
Value
0x0
0x1
Mode:Host and Device. In Host mode, this interrupt
is asserted when a session request is detected from the
device. In Host mode, this interrupt is asserted when
a session request is detected from the device. In
Device mode, this interrupt is asserted when the
utmisrp_bvalid signal goes high. This bit can be set
only by the core and the application should write 1 to
clear.
Value
0x0
0x1
Mode:Host only. Asserted when a device disconnect is
detected. This bit can be set only by the core and the
application should write 1 to clear it.
Value
0x0
0x1
Description
Description
Not active
Resume Remote Wakeup Detected Interrupt
Description
Not active
Session Request New Session Detected
Interrupt
Description
Not active
Disconnect Detected Interrupt
18-63
gintsts
Access
Reset
RO
0x0
RO
0x0
RO
0x0
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents