Altera cyclone V Technical Reference page 2508

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

18-418
diepint0
Bit
3
timeout
2
ahberr
1
epdisbld
Altera Corporation
Name
In shared TX FIFO mode, applies to non-isochronous
IN endpoints only. In dedicated FIFO mode, applies
only to Control IN endpoints. In Scatter/Gather DMA
mode, the TimeOUT interrupt is notasserted.
Indicates that the core has detected a timeout
condition on the USB for the last IN token on this
endpoint.
Value
0x0
0x1
Applies to IN and OUT endpoints.This is generated
only in Internal DMA mode when there is an AHB
error during an AHB read/​write. The application can
read the corresponding endpoint DMA address
register to get the error address.
Value
0x0
0x1
Applies to IN and OUT endpoints. This bit indicates
that the endpoint is disabled per the application's
request.
Value
0x0
0x1
Description
Description
No interrupt
Timeout interrupy
Description
No Interrupt
AHB Error interrupt
Description
No Interrupt
Endpoint Disabled Interrupt
cv_5v4
2016.10.28
Access
Reset
RO
0x0
RO
0x0
RO
0x0
USB 2.0 OTG Controller
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents