Altera cyclone V Technical Reference page 2297

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
31
30
29
chena
chdis
Reser
ved
RO
RO
0x0
0x0
15
14
13
epdir
epnum
RW
RW 0x0
0x0
hcchar5 Fields
Bit
Name
31
chena
30
chdis
28:22
devaddr
USB 2.0 OTG Controller
Send Feedback
28
27
26
25
devaddr
RW 0x0
12
11
10
9
When Scatter/Gather mode is disabled. This field is set
by the application and cleared by the OTG host.
Value
0x0
Indicates that the descriptor structure is not yet
ready
0x1
Indicates that the descriptor structure and data
buffer with data is setup and this channel can
access the descriptor
The application sets this bit to stop transmitting/
receiving data on a channel, even before the transfer for
that channel is complete. The application must wait for
the Channel Disabled interrupt before treating the
channel as disabled.
Value
0x0
No activity
0x1
Stop transmitting/receiving data
This field selects the specific device serving as the data
source or sink.
Bit Fields
24
23
22
21
ec
RW 0x0
8
7
6
5
mps
RW 0x0
Description
Description
Description
hcchar5
20
19
18
17
eptype
lspdd
ev
RW 0x0
RW
0x0
4
3
2
1
Access
RO
RO
RW
Altera Corporation
18-207
16
Reserved
0
Reset
0x0
0x0
0x0

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents