Altera cyclone V Technical Reference page 2169

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Bit
20:17
pktsts
16:15
dpid
14:4
bcnt
3:0
chnum
grxfsiz
The application can program the RAM size that must be allocated to the RxFIFO.
Module Instance
usb0
usb1
Offset:
0x24
Access:
RW
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
USB 2.0 OTG Controller
Send Feedback
Name
Mode: Host only. Others: Reserved. Indicates the
status of the received packet
Value
0x0
0x2
0x1
0x3
Indicates the Data PID of the received OUT data
packet.
Value
0x0
0x2
0x1
0x3
Mode: Host only. Indicates the byte count of the
received IN data packet.
Mode: Host only. Indicates the channel number to
which the current received packet belongs.
0xFFB00000
0xFFB40000
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
Description
Description
DATA0
DATA1
DATA2
MDATA
Description
DATA0
DATA1
DATA2
MDATA
Base Address
0xFFB00024
0xFFB40024
18-79
grxfsiz
Access
Reset
RO
0x0
RO
0x0
RO
0x0
RO
0x0
Register Address
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents