Altera cyclone V Technical Reference page 2418

Hard processor system

Hide thumbs Also See for cyclone V:

Table of Contents

This register reflects the mask for each channel status described in the previous section.

Module Instance

Altera Corporation

This is generated only in Internal DMA mode when

there is an AHB error during AHB read/write. The

application can read the corresponding channel's

DMA address register to get the error address.

In non Scatter/Gather DMA mode, it indicates the

transfer completed abnormally either because of any

USB transaction error or in response to disable

request by the application or because of a completed

transfer. In Scatter/gather DMA mode, this indicates

that transfer completed due to any of the following .

EOL being set in descriptor . AHB error . Excessive

transaction errors . Babble . Stall

Transfer completed normally without any errors. This

bit can be set only by the core and the application

should write 1 to clear it.

No AHB error

AHB error during AHB read/write

Channel not halted

Channel Halted

Transfer completed normally without any

Base Address

USB 2.0 OTG Controller

Send Feedback

Show Quick Links

Table of Contents