Cyclic redundancy check calculation unit (CRC)
14.4.6
CRC register map
Register
Offset
name
CRC_DR
0x00
Reset value
CRC_IDR
0x04
Reset value
CRC_CR
0x08
Reset value
CRC_INIT
0x10
Reset value
CRC_POL
0x14
Reset value
Refer to
342/1390
Table 67. CRC register map and reset values
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
0
0
0
0
1
0
0
1
Section 2.2 on page 58
DR[31:0]
1
1
1
1
1
1
1
1
1
IDR[31:0]
0
0
0
0
0
0
0
0
0
CRC_INIT[31:0]
1
1
1
1
1
1
1
1
1
POL[31:0]
1
0
0
0
0
0
1
0
0
for the register boundary addresses.
RM0444 Rev 5
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
0
1
1
1
0
1
1
0
1
RM0444
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
1
1
1
Need help?
Do you have a question about the STM32G0 1 Series and is the answer not in the manual?
Questions and answers