Table 6. Stm32G0X1 Peripheral Register Boundary Addresses - ST STM32G0 1 Series Reference Manual

RM0444
The following table gives the boundary addresses of the peripherals.

Table 6. STM32G0x1 peripheral register boundary addresses

Bus Boundary address
- 0xE000 0000 - 0xE00F FFFF 1MB
0x5000 1800 - 0x5FFF FFFF
0x5000 1400 - 0x5000 17FF
0x5000 1000 - 0x5000 13FF
IOPORT 0x5000 0C00 - 0x5000 0FFF
0x5000 0800 - 0x5000 0BFF
0x5000 0400 - 0x5000 07FF
0x5000 0000 - 0x5000 03FF
0x4002 6400 - 0x4FFF FFFF
0x4002 6000 - 0x4002 63FF
0x4002 5400 - 0x4002 5FFF
0x4002 5000 - 0x4002 53FF
0x4002 3400 - 0x4002 4FFF
0x4002 3000 - 0x4002 33FF
0x4002 2400 - 0x4002 2FFF
0x4002 2000 - 0x4002 23FF
AHB
0x4002 1C00 - 0x4002 1FFF
0x4002 1800 - 0x4002 1BFF
0x4002 1400 - 0x4002 17FF
0x4002 1000 - 0x4002 13FF
0x4002 0C00 - 0x4002 0FFF
0x4002 0800 - 0x4002 0BFF
0x4002 0400 - 0x4002 07FF
0x4002 0000 - 0x4002 03FF
0x4001 5C00 - 0x4001 FFFF
0x4001 5800 - 0x4001 5BFF
APB 0x4001 4C00 - 0x4001 57FF
0x4001 4800 - 0x4001 4BFF
0x4001 4400 - 0x4001 47FF
Size Peripheral
®
Cortex -M0+ internal
peripherals
~256 MB Reserved
1 KB GPIOF
1 KB GPIOE
1 KB GPIOD
1 KB GPIOC
1 KB GPIOB
1 KB GPIOA
~256 MB Reserved
1 KB AES
3 KB Reserved
1 KB RNG
3 KB Reserved
1 KB CRC
3 KB Reserved
1 KB FLASH
3 KB Reserved
1 KB EXTI
1 KB Reserved
1 KB RCC
1 KB Reserved
2 KB DMAMUX
1 KB DMA2
1 KB DMA1
32 KB Reserved
1 KB DBG
3 KB Reserved
1 KB TIM17
1 KB TIM16
RM0444 Rev 5
Peripheral register map
-
-
Section 7.4.12 on page 248
Section 7.4.12 on page 248
Section 7.4.12 on page 248
Section 7.4.12 on page 248
Section 7.4.12 on page 248
Section 7.4.12 on page 248
-
Section 20.7.18 on page 522
-
Section 19.7.4 on page 473
-
Section 14.4.6 on page 343
-
Section 3.7.22 on page 118
-
Section 13.5.16 on page 335
-
Section 5.4.25 on page 218
-
Section 11.6.7 on page 313
Section 10.6.7 on page 296
Section 10.6.7 on page 296
-
Section 40.10.5 on page 1378
-
Section 25.6.21 on page 830
Section 25.6.21 on page 830
63/1391
68