RM0444
Slave receiver
RXNE is set in I2C_ISR when the I2C_RXDR is full, and generates an interrupt if RXIE is
set in I2C_CR1. RXNE is cleared when I2C_RXDR is read.
When a STOP is received and STOPIE is set in I2C_CR1, STOPF is set in I2C_ISR and an
interrupt is generated.
Figure 294. Transfer sequence flowchart for slave receiver with NOSTRETCH=0
Inter-integrated circuit (I2C) interface
Slave reception
Slave initialization
No
I2C_ISR.ADDR
=1?
Yes
Read ADDCODE and DIR in I2C_ISR
Set I2C_ICR.ADDRCF
I2C_ISR.RXNE
=1?
Yes
Write I2C_RXDR.RXDATA
RM0444 Rev 5
SCL
stretched
No
MS19855V2
947/1390
997
Need help?
Do you have a question about the STM32G0 1 Series and is the answer not in the manual?
Questions and answers