Smbus Initialization; Figure 307. Timeout Intervals For T - ST STM32G0 1 Series Reference Manual

RM0444
SMBCLK
SMBDAT
Bus idle detection
A master can assume that the bus is free if it detects that the clock and data signals have
been high for t
setup and hold
This timing parameter covers the condition where a master has been dynamically added to
the bus and may not have detected a state transition on the SMBCLK or SMBDAT lines. In
this case, the master must wait long enough to ensure that a transfer is not currently in
progress. The peripheral supports a hardware bus idle detection.
SMBus
32.4.13
This section is relevant only when SMBus feature is supported. Refer to
implementation.
In addition to I2C initialization, some other specific initialization must be done in order to
perform SMBus communication:
Received Command and Data Acknowledge control (Slave mode)
A SMBus receiver must be able to NACK each received command or data. In order to allow
ACK control in slave mode, the Slave Byte Control mode must be enabled by setting the
SBC bit in the I2C_CR1 register. Refer to
details.

Figure 307. Timeout intervals for t

Start
t
LOW:MEXT
greater than t
IDLE
HIGH
times)
initialization
RM0444 Rev 5
Inter-integrated circuit (I2C) interface
LOW:SEXT
t
LOW:SEXT
Clk
Ack
t
LOW:MEXT
. (refer to Table 165: I2C-SMBus specification data
,
MAX
Slave Byte Control mode on page 942
, t .
LOW:MEXT
Stop
Clk
Ack
t
LOW:MEXT
MS19866V1
Section 32.3: I2C
for more
965/1390
997