Tamp Filter Control Register (Tamp_Fltcr) - ST STM32G0 1 Series Reference Manual

Table of Contents

Advertisement

Tamper and backup registers (TAMP)
Bits 22:19 Reserved, must be kept at reset value.
Bit 18 TAMP3MSK: Tamper 3 mask
Bit 17 TAMP2MSK: Tamper 2 mask
Bit 16 TAMP1MSK: Tamper 1 mask
Bits 15:3 Reserved, must be kept at reset value.
Bit 2 TAMP3NOER: Tamper 3 no erase
Bit 1 TAMP2NOER: Tamper 2 no erase
Bit 0 TAMP1NOER: Tamper 1 no erase
31.6.3

TAMP filter control register (TAMP_FLTCR)

Address offset: 0x0C
Backup domain reset value: 0x0000 0000
System reset: not affected
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Res.
Res.
Res.
Res.
920/1390
0: Tamper 3 event generates a trigger event and TAMP3F must be cleared by software to
allow next tamper event detection.
1: Tamper 3 event generates a trigger event. TAMP3F is masked and internally cleared by
hardware. The backup registers are not erased.
The tamper 3 interrupt must not be enabled when TAMP3MSK is set.
0: Tamper 2 event generates a trigger event and TAMP2F must be cleared by software to
allow next tamper event detection.
1: Tamper 2 event generates a trigger event. TAMP2F is masked and internally cleared by
hardware. The backup registers are not erased.
The tamper 2 interrupt must not be enabled when TAMP2MSK is set.
0: Tamper 1 event generates a trigger event and TAMP1F must be cleared by software to
allow next tamper event detection.
1: Tamper 1 event generates a trigger event. TAMP1F is masked and internally cleared by
hardware. The backup registers are not erased.
The tamper 1 interrupt must not be enabled when TAMP1MSK is set.
0: Tamper 3 event erases the backup registers.
1: Tamper 3 event does not erase the backup registers.
0: Tamper 2 event erases the backup registers.
1: Tamper 2 event does not erase the backup registers.
0: Tamper 1 event erases the backup registers.
1: Tamper 1 event does not erase the backup registers.
28
27
26
25
Res.
Res.
Res.
12
11
10
9
Res.
Res.
Res.
24
23
22
Res.
Res.
Res.
8
7
6
TAMP
TAMPPRCH
Res.
PUDIS
[1:0]
rw
rw
RM0444 Rev 5
21
20
19
18
Res.
Res.
Res.
Res.
5
4
3
2
TAMPFLT
[1:0]
rw
rw
rw
rw
RM0444
17
16
Res.
Res.
1
0
TAMPFREQ
[2:0]
rw
rw

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32G0 1 Series and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF