Crs Interrupt Flag Clear Register (Crs_Icr) - ST STM32G0 1 Series Reference Manual

Table of Contents

Clock recovery system (CRS)

CRS interrupt flag clear register (CRS_ICR)

Address offset: 0x0C

Reset value: 0x0000 0000

Bits 31:4 Reserved, must be kept at reset value.

Bit 3 ESYNCC: Expected SYNC clear flag

Bit 2 ERRC: Error clear flag

Bit 1 SYNCWARNC: SYNC warning clear flag

Bit 0 SYNCOKC: SYNC event OK clear flag

Writing 1 to this bit clears the ESYNCF flag in the CRS_ISR register.

Writing 1 to this bit clears TRIMOVF, SYNCMISS and SYNCERR bits and consequently also

the ERRF flag in the CRS_ISR register.

Writing 1 to this bit clears the SYNCWARNF flag in the CRS_ISR register.

Writing 1 to this bit clears the SYNCOKF flag in the CRS_ISR register.

RM0444 Rev 5

Show Quick Links

Table of Contents

Do you have a question about the STM32G0 1 Series and is the answer not in the manual?