Timx Capture/Compare Register 4 (Timx_Ccr4)(X = 2 To 4) - ST STM32G0 1 Series Reference Manual

Table of Contents

Advertisement

RM0444
31
30
29
28
rw
rw
rw
rw
15
14
13
12
rw
rw
rw
rw
Bits 31:16 CCR3[31:16]: High Capture/Compare 3 value (TIM2)
Bits 15:0 CCR3[15:0]: Low Capture/Compare value
22.4.19

TIMx capture/compare register 4 (TIMx_CCR4)(x = 2 to 4)

Address offset: 0x40
Reset value: 0x0000 0000
31
30
29
rw
rw
rw
15
14
13
rw
rw
rw
Bits 31:16 CCR4[31:16]: High Capture/Compare 4 value (TIM2)
Bits 15:0 CCR4[15:0]: Low Capture/Compare value
1.
2.
27
26
25
rw
rw
rw
11
10
9
rw
rw
rw
If channel CC3 is configured as output:
CCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register
(bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when
an update event occurs.
The active capture/compare register contains the value to be compared to the counter
TIMx_CNT and signalled on OC3 output.
If channel CC3is configured as input:
CCR3 is the counter value transferred by the last input capture 3 event (IC3). The
TIMx_CCR3 register is read-only and cannot be programmed.
28
27
26
25
rw
rw
rw
rw
12
11
10
9
rw
rw
rw
rw
if CC4 channel is configured as output (CC4S bits):
CCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).
It is loaded permanently if the preload feature is not selected in the TIMx_CCMR2
register (bit OC4PE). Else the preload value is copied in the active capture/compare 4
register when an update event occurs.
The active capture/compare register contains the value to be compared to the counter
TIMx_CNT and signalled on OC4 output.
if CC4 channel is configured as input (CC4S bits in TIMx_CCMR4 register):
CCR4 is the counter value transferred by the last input capture 4 event (IC4). The
TIMx_CCR4 register is read-only and cannot be programmed.
General-purpose timers (TIM2/TIM3/TIM4)
24
23
22
CCR3[31:16]
rw
rw
rw
8
7
6
CCR3[15:0]
rw
rw
rw
24
23
22
CCR4[31:16]
rw
rw
rw
8
7
6
CCR4[15:0]
rw
rw
rw
RM0444 Rev 5
21
20
19
18
rw
rw
rw
rw
5
4
3
2
rw
rw
rw
rw
21
20
19
18
rw
rw
rw
rw
5
4
3
2
rw
rw
rw
rw
17
16
rw
rw
1
0
rw
rw
17
16
rw
rw
1
0
rw
rw
691/1390
701

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32G0 1 Series and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF