Table 112. Behavior Of Timer Outputs Versus Brk/Brk2 Inputs; Figure 146. Pwm Output State Following Brk And Brk2 Pins Assertion (Ossi=1) - ST STM32G0 1 Series Reference Manual

RM0444
The two break inputs have different behaviors on timer outputs:
–
–
The BRK has a higher priority than BRK2 input, as described in
Note: BRK2 must only be used with OSSR = OSSI = 1.
BRK
Active
Inactive
Figure 146
BRK and BRK2 inputs. In this case, both outputs have active high polarities (CCxP =
CCxNP = 0 in TIMx_CCER register).

Figure 146. PWM output state following BRK and BRK2 pins assertion (OSSI=1)

BRK2
BRK
OCx
I/O state
The BRK input can either disable (inactive state) or force the PWM outputs to a
predefined safe state.
BRK2 can only disable (inactive state) the PWM outputs.

Table 112. Behavior of timer outputs versus BRK/BRK2 inputs

Timer outputs
BRK2
– Inactive then
forced output
state (after a
deadtime)
X
– Outputs disabled
if OSSI = 0
(control taken
over by GPIO
logic)
Active
gives an example of OCx and OCxN output behavior in case of active signals on
Deadtime
Active Inactive
OCxN output
state
(low side switches)
ON after deadtime
insertion
Inactive
RM0444 Rev 5
Advanced-control timer (TIM1)
Table 112.
Typical use case
OCx output
(high side switches)
OFF
Deadtime
Idle
OFF
OFF
MS34106V1
565/1390
624