Figure 102. Counter Timing Diagram With Prescaler Division Change From 1 To 2; Figure 103. Counter Timing Diagram With Prescaler Division Change From 1 To 4 - ST STM32G0 1 Series Reference Manual

Table of Contents

Advertisement

RM0444

Figure 102. Counter timing diagram with prescaler division change from 1 to 2

Timerclock = CK_CNT
Counter register
Update event (UEV)
Prescaler control register
Prescaler counter

Figure 103. Counter timing diagram with prescaler division change from 1 to 4

Timerclock = CK_CNT
Update event (UEV)
Prescaler control register
Prescaler counter
CK_PSC
CEN
F7
Write a new value in TIMx_PSC
Prescaler buffer
CK_PSC
CEN
Counter register
Write a new value in TIMx_PSC
Prescaler buffer
F8
F9
FA FB
FC
0
0
0
F7
F8
F9
FA FB
0
0
0
RM0444 Rev 5
Advanced-control timer (TIM1)
01
00
1
1
0
1
0
1
0
FC
00
3
3
0
1
2
3
0
02
03
1
0
1
MS31076V2
01
1
2
3
MS31077V2
527/1390
624

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32G0 1 Series and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF