Exti Falling Trigger Selection Register 1 (Exti_Ftsr1); Exti Software Interrupt Event Register 1 (Exti_Swier1) - ST STM32G0 1 Series Reference Manual

Table of Contents

Advertisement

RM0444
2. The configurable lines are edge triggered, no glitch must be generated on these inputs.
If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set.
Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger.
13.5.2

EXTI falling trigger selection register 1 (EXTI_FTSR1)

Address offset: 0x004
Reset value: 0x0000 0000
Contains only register bits for configurable events.
31
30
29
Res.
Res.
Res.
Res.
15
14
13
FT15
FT14
FT13
FT12
rw
rw
rw
Bits 31:21 Reserved, must be kept at reset value.
Bit 20 FT20: Falling trigger event configuration bit of configurable line 20
This bit enables/disables the falling edge trigger for the event and interrupt on the
corresponding line.
0: Disable
1: Enable
The FT20 bit is only available in STM32G0B1xx and STM32G0C1xx. It is reserved in all the
other devices.
Bit 19 Reserved, must be kept at reset value.
Bits 18:0 FTx: Falling trigger event configuration bit of configurable line x (x = 18 to 0)
Each bit enables/disables the falling edge trigger for the event and interrupt on the
corresponding line.
0: Disable
1: Enable
The FT18 and FT17 bits are only available in STM32G071xx and STM32G081xx as well as
STM32G0B1xx and STM32G0C1xx. They are reserved in STM32G031xx and
STM32G041xx as well as STM32G051xx and STM32G061xx.
1. The configurable lines are edge triggered, no glitch must be generated on these inputs.
If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set.
Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger.
13.5.3

EXTI software interrupt event register 1 (EXTI_SWIER1)

Address offset: 0x008
Reset value: 0x0000 0000
Contains only register bits for configurable events.
28
27
26
25
Res.
Res.
Res.
12
11
10
9
FT11
FT10
FT9
rw
rw
rw
rw
Extended interrupt and event controller (EXTI)
24
23
22
Res.
Res.
Res.
Res.
8
7
6
FT8
FT7
FT6
rw
rw
rw
RM0444 Rev 5
21
20
19
18
FT20
Res.
FT18
rw
rw
5
4
3
2
FT5
FT4
FT3
FT2
rw
rw
rw
rw
(1)
.
(1)
17
16
FT17
FT16
rw
rw
1
0
FT1
FT0
rw
rw
.
325/1390
335

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32G0 1 Series and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF