Adc Functional Description; Adc Pins And Internal Signals; Table 68. Adc Input/Output Pins; Figure 31. Adc Block Diagram - ST STM32G0 1 Series Reference Manual

RM0444
15.3

ADC functional description

Figure 31
SCANDIR
up/down
CH_SEL[18:0]
single/cont.
V
BAT
V
REFINT
V
SENSE
ADC_IN
[18:15, 11:0]
Auto-delayed
conversion
stop conversion
TIM1_TRGO2
TIM1_CC4
TIM2_TRGO
TIM3_TRGO
TIM15_TRGO
TIM6_TRGO
15.3.1

ADC pins and internal signals

Name
VDDA
VSSA
VREF+
ADC_INx
shows the ADC block diagram and

Figure 31. ADC block diagram

AUTOFF
Auto-off mode
ADEN/ADDIS
LFTRIG
CONT
ADCAL self
Input calibration
selection
& scan
SMP[2:0]
control
V
sampling
IN[x]
time
Start & stop
control
AUTDLY
ADSTART
SW trigger
ADSTP
HW
trigger
EXTEND[1:0]
Trigger enable
and edge
selection
EXTSEL[1:0]
Trigger selection

Table 68. ADC input/output pins

Signal type
Input, analog power
supply
Input, analog supply
ground
Input, analog reference
positive
Analog input signals
Table 68
VDD/VDDA VREF+
DATA[15:0]
Supply &
reference
SAR ADC
V
IN
CONVERTED
Oversa
start DATA
mpler
OVRMODE
(overrun mode)
ALIGN (left/right)
RES[1:0]
(12, 10, 8 bits)
JOFFSETx[11:0]
JOFFSETx_
CH[11:0]
DISCEN
Discontinuous
mode
Analog power supply and positive reference voltage
for the ADC, V
Ground for analog power supply. Must be at V
potential
The higher/positive reference voltage for the ADC.
16 external analog input channels
RM0444 Rev 5
Analog-to-digital converter (ADC)
gives the ADC pin description.
AREADY
EOSMP
ADC interrupt IRQ
EOSEQ
EOC
OVR
Master
AWD
AHB
to slave
APB
APB
Master
interface
DMA request
DMAEN
DMACFG
ADC_AWDx_OUT
To analog watchdog
AWDxEN
AWDxSGL
AWDCHx[4:0]
LTx[11:0]
TOVS
HTx[11:0]
OVSS[3:0]
OVSR[3:0]
OVSE
Remarks
≥ V
DDA DD
CPU
DMA
MSv47996V3
SS
345/1390
403