Dma Channel X Peripheral Address Register (Dma_Cparx); Dma Channel X Memory Address Register (Dma_Cmarx) - ST STM32G0 1 Series Reference Manual

Direct memory access controller (DMA)
10.6.5

DMA channel x peripheral address register (DMA_CPARx)

Address offset: 0x10 + 0x14 * (x - 1), (x = 1 to 7)
Reset value: 0x0000 0000
31 30 29 28
rw rw rw rw
15 14 13 12
rw rw rw rw
Bits 31:0 PA[31:0]: peripheral address
It contains the base address of the peripheral data register from/to which the data will be
read/written.
When PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned
to a half-word address.
When PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically
aligned to a word address.
In memory-to-memory mode, this register identifies the memory destination address if
DIR = 1 and the memory source address if DIR = 0.
In peripheral-to-peripheral mode, this register identifies the peripheral destination address
DIR = 1 and the peripheral source address if DIR = 0.
Note: this register is set and cleared by software.
10.6.6

DMA channel x memory address register (DMA_CMARx)

Address offset: 0x14 + 0x14 * (x - 1), (x = 1 to 7)
Reset value: 0x0000 0000
31 30 29 28
rw rw rw rw
15 14 13 12
rw rw rw rw
294/1390
27 26 25
rw rw rw
11 10 9
rw rw rw
It must not be written when the channel is enabled (EN = 1).
It is not read-only when the channel is enabled (EN = 1).
27 26 25
rw rw rw
11 10 9
rw rw rw
RM0444 Rev 5
24 23 22 21
PA[31:16]
rw rw rw rw
8 7 6 5
PA[15:0]
rw rw rw rw
24 23 22 21
MA[31:16]
rw rw rw rw
8 7 6 5
MA[15:0]
rw rw rw rw
20 19 18 17
rw rw rw rw
4 3 2 1
rw rw rw rw
20 19 18 17
rw rw rw rw
4 3 2 1
rw rw rw rw
RM0444
16
rw
0
rw
16
rw
0
rw