RM0444
Offset
Register
DMAMUX_RG1CR
0x104
Reset value
DMAMUX_RG2CR
0x108
Reset value
DMAMUX_RG3CR
0x10C
Reset value
0x110 -
Reserved
0x13C
DMAMUX_RGSR
0x140
Reset value
DMAMUX_RGCFR
0x144
Reset value
0x148 -
Reserved
0x3FC
Refer to
Table 57. DMAMUX register map and reset values
Section 2.2 on page 58
DMA request multiplexer (DMAMUX)
GNBREQ[4:0]
0 0 0 0 0 0 0 0
GNBREQ[4:0]
0 0 0 0 0 0 0 0
GNBREQ[4:0]
0 0 0 0 0 0 0 0
for the register boundary addresses.
RM0444 Rev 5
SIG_ID[4:0]
0
0 0 0 0 0
SIG_ID[4:0]
0
0 0 0 0 0
SIG_ID[4:0]
0
0 0 0 0 0
0 0 0 0
0 0 0 0
313/1390
313
Need help?
Do you have a question about the STM32G0 1 Series and is the answer not in the manual?
Questions and answers