Table 19-14 Etm Interface Output Ports Timing Parameters; Table 19-15 Htm Interface Output Ports Timing Parameters - ARM Cortex-M3 Technical Reference Manual

R2p0
Hide thumbs Also See for Cortex-M3:
Table of Contents

Advertisement

ARM DDI 0337G
Unrestricted Access
Table 19-14 shows the timing parameters for the ETM interface output ports.
Output delay Min.
Clock uncertainty
Clock uncertainty
Clock uncertainty
Clock uncertainty
Clock uncertainty
Clock uncertainty
Clock uncertainty
Clock uncertainty
Clock uncertainty
Clock uncertainty
Clock uncertainty
Clock uncertainty
Clock uncertainty
Clock uncertainty
Clock uncertainty
Clock uncertainty
Table 19-15 shows the timing parameters for the AHB Trace Macrocell (HTM) interface
output ports.
Output delay Min.
Clock uncertainty
Clock uncertainty
Clock uncertainty
Copyright © 2005-2008 ARM Limited. All rights reserved.

Table 19-14 ETM interface output ports timing parameters

Output delay Max.
30%
30%
30%
30%
30%
30%
30%
30%
30%
30%
30%
30%
30%
30%
30%
30%

Table 19-15 HTM interface output ports timing parameters

Output delay Max.
50%
50%
50%
Non-Confidential
AC Characteristics
Signal name
ETMTRIGGER[3:0]
ETMTRIGINOTD[3:0]
ETMIVALID
ETMDVALID
ETMFOLD
ETMCANCEL
ETMIA[31:1]
ETMICCFAIL
ETMIBRANCH
ETMIINDBR
ETMFLUSH
ETMFINDBR
ETMINTSTAT[2:0]
ETMINTNUM[8:0]
ETMISTALL
DSYNC
Signal name
HTMDHADDR[31:0]
HTMDHTRANS[1:0]
HTMDHSIZE[2:0]
19-9

Advertisement

Table of Contents
loading

Table of Contents