Table 11-27 Itm Lock Status Register Bit Assignments; Figure 11-18 Itm Lock Status Register Bit Assignments - ARM Cortex-M3 Technical Reference Manual

R2p0
Hide thumbs Also See for Cortex-M3:
Table of Contents

Advertisement

System Debug
31
Bits
[31:3]
[2]
[1]
[0]
11-38
Table 11-27 describes the bit assignments of the ITM Lock Status Register
Field
Function
-
Reserved.
ByteAcc
You cannot implement 8-bit lock accesses.
Access
Write access to component is blocked. All writes are ignored, reads are permitted.
Present
Indicates that a lock mechanism exists for this component.
Copyright © 2005-2008 ARM Limited. All rights reserved.
Reserved

Figure 11-18 ITM Lock Status Register bit assignments

Table 11-27 ITM Lock Status Register bit assignments

Non-Confidential
3
2
1
0
ByteAcc
Access
Present
ARM DDI 0337G
Unrestricted Access

Advertisement

Table of Contents
loading

Table of Contents