Use of the word “partner” in reference to Arm’s customers is not intended to create or refer to any partnership relationship with any other company.
Page 3
This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.
DSTREAM-ST has an Arm JTAG 20 connector, a CoreSight 20 connector, an auxiliary connector, and a user I/O connector. Chapter 3 Target board design When you design a target board to connect to the DSTREAM-PT system, you must consider the rules that are discussed in this chapter. Glossary...
A concise explanation of your comments. Arm also welcomes general suggestions for additions and improvements. Note Arm tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader. Other information •...
Page 12
Chapter 1 Debug and trace interface The Arm debug and trace interface enables powerful software debug and optimization on an Arm processor-based target system. It is based on the IEEE 1149.1 (JTAG) interface coupled with various additional signals. This chapter introduces these signals and describes their use within the interface.
1.1 JTAG signals JTAG signals Most Arm-based devices are physically equipped with several pins that are dedicated to debug and test purposes. Four of these pins make up the IEEE 1149.1 interface, also known as the JTAG interface. This interface is often used for boundary-scan testing during the manufacture of printed circuit boards. The interface also provides a useful way to access one or more cores and other components in a device, while running its application software.
1149.1 (JTAG) specification. TDI and TMS are set up by the DSTREAM-PT system on the falling edge of TCK. These signals are then sampled by the target device on the rising edge of TCK. The target device must set up its TDO signal when it detects the falling edge of TCK which, in turn, will be sampled by the DSTREAM-PT system on the next rising edge of TCK.
Since all signals are set up on the falling edge of TCK and sampled on the rising edge, the effective setup and hold times for the target device and DSTREAM-PT system are approximately Tclk/2. Issues with signal timing can usually be resolved by decreasing the TCK frequency. Decreasing the TCK frequency increases the setup and hold times.
Adaptive clocking mode is not recommended unless the target design requires it. • Adaptive clocking can be enabled using the configuration settings in Arm Development Studio. For more information, see Debug Hardware configuration in the Arm Development Studio User Guide.
TAP controller state is changed. It is expected that the assertion of the nSRST line by the DSTREAM-PT system will cause a warm reset of the target system. If the nSRST line triggers a full, Power On Reset (POR), then the debug connection might be lost.
Debug Request (DBGRQ) The Debug Request (DBGRQ) pin stops the target processor and puts it into its debug state. Arm recommends that this signal is no longer used. It can be left open on the target board. Warning If the signal is used, it must be pulled on the target.
Some target devices can output high-bandwidth parallel trace data while the target application is running. Capturing this data and decoding it in Arm Development Studio allows you to examine the sequence of instructions, and changes in data, around a given point or trigger.
TRACEDATA and TRACECLK outputs close to the target device. The value of these resistors, added to the impedance of the driver, must be approximately equal to 50Ω. To achieve the maximum data rate, Arm recommends using the short 20-way 0.05” pitch ribbon cable.
To work with debug and trace interfaces on differing voltage rails, the DSTREAM-ST unit supports separate debug and trace voltage domains. VTREF When using either the CoreSight 20 or Arm JTAG 20 connector, only one voltage domain is supported. The voltage domain is determined using the VTREF signal. DEBUG_VTREF When using the Mictor adapter, or optional MIPI-34 or MIPI-60 adapters, the voltage domain of the debug signals is determined using the DEBUG_VTREF signal.
TCK signal The TCK output signal is similar to a standard output signal, but also has a switchable capacitor, forming a T-filter, which can reduce the TCK slew-rate. Enabling this filter is not currently supported in Arm Development Studio. 16.5R 16.5R...
VTREF/2 through 50Ω resistors. These resistors prevent signals from being reflected back to the target system, increasing signal integrity and the maximum data rate. Disabling the input terminations is not currently supported in Arm Development Studio. VTREF/2 VTREF/2...
Page 32
To adapt debug connectors for other target connectors, you can use cables and adapter boards. Some of these cables and adapter boards are supplied with the debug unit. Others can be requested from Arm. For a list of provided adapters, see the Arm DSTREAM-PT Getting Started Guide.
When choosing a debug or trace connector to design into a target board, there are many connector attributes to consider. The connector attributes are: Table 2-1 Connector attributes Connector Arm JTAG 20 CoreSight 10 CoreSight 20 TI JTAG 14 MICTOR 38 MIPI 34 MIPI 60 JTAG supported SWD supported SWO trace supported Parallel trace supported...
2.2 Arm JTAG 20 connector Arm JTAG 20 connector The Arm JTAG 20 connector is a 20-way 2.54mm pitch box header which supports JTAG debug, Serial Wire Debug, and SWO trace. To use this connector with DSTREAM-ST, use the Arm JTAG 20 debug cable supplied in the box contents.
The CoreSight 20 connector is a 20-way 1.27mm pitch box header which supports JTAG debug, Serial Wire Debug, SWO trace, and up to 4-bit wide continuous-mode TPIU trace. To use CoreSight 20 connector with the DSTREAM-PT system, use the CoreSight 20 debug cable supplied in the box contents.
The Texas Instruments (TI) JTAG 14 connector is a 14-way 2.54mm pitch box header which supports JTAG debug, Serial Wire Debug, and SWO trace. To use this connector with DSTREAM-ST, the supplied TI JTAG 14 adapter must be used with the Arm JTAG 20 debug cable.
To use this connector with DSTREAM-ST, the supplied 4-bit Mictor adapter must be used in conjunction with both the Arm JTAG 20 debug cable and the CoreSight 20 debug cable. To use this connector with DSTREAM-PT, the supplied 16-bit Mictor adapter must be used in conjunction with the MIPI-60 cable.
Page 41
1. The EXTTRIG signal is deprecated and not supported by Arm Development Studio. 2. Although the Arm CoreSight specification only supports a single VTREF (on pin 12), DSTREAM- ST can support separate debug and trace VTREFs. If only TRACE_VTREF is powered, the DSTREAM-ST assumes that both debug and trace are to operate at that voltage.
The MIPI 60 connector is a 60-way 0.5mm pitch socket which supports JTAG debug, Serial Wire Debug, SWO trace, and up to 32-bit wide continuous-mode TPIU trace. Typically, the socket is a QTH-030-01-L-D-A from Samtec. To use this connector with DSTREAM-PT, use the MIPI debug cable supplied in the box contents. Note •...
(for example, 32-bit, HSSTP, or PCIe). Warning This connector is not intended for user I/O. Do not attempt to connect anything other than Arm DSTREAM-ST compatible probes. This connector is not compatible with older RealView Trace (RVT) probes.
The user I/O connector is a standard 10-way 2.54mm pitch box header on the rear of DSTREAM-ST. Figure 2-9 User I/O connector pinout Note When connecting and disconnecting the user I/O port, Arm recommends that all equipment is powered- down. User I/O pinout table...
Page 51
Chapter 3 Target board design When you design a target board to connect to the DSTREAM-PT system, you must consider the rules that are discussed in this chapter. It contains the following sections: • 3.1 Overview of high-speed design on page 3-52.
3.1 Overview of high-speed design Overview of high-speed design When designing a target board that will be connected to a DSTREAM-PT system, it is important to use good digital design practice to achieve high Signal Integrity (SI). While many target boards already take SI into consideration for trace signals, it is also important to use the same design methodology for the debug signals.
Page 54
There are several ways to minimize electric and magnetic field coupling: — Space the signal tracks further apart. Arm recommends to keep adjacent signals at least three times further apart than they are from the nearest plane (the 3W rule).
Page 57
For added noise rejection, Schmitt buffers can be used instead of standard buffers. • Arm recommends you use buffers with a drive strength of 24mA or above. • For any buffered signal, place the signal pull-up or pull-down resistor at the input-side of the buffer.
The receiver observes a perfect 100% logic transition, without any overshoot or ringing. To ensure that a reliable signal is delivered to the DSTREAM-ST unit, Arm recommends that all outputs from the target system are simulated, and, if necessary, series terminated. Some overshoot or undershoot is acceptable, but Arm recommends ensuring this is kept less than ~0.5V.
3 Target board design 3.5 Target design checklist Target design checklist To ensure your target design is compatible with the DSTREAM-ST unit or DSTREAM-PT system, your answer to each applicable question in this checklist must be ‘Yes’. Note Not all questions are applicable to every target design.