Table of Contents
Advertisement
11.7
AHB-AP
11.7.1
AHB-AP transaction types
11.7.2
Summary and description of the AHB-AP registers
ARM DDI 0337G
Unrestricted Access
AHB-AP is an optional debug access port into the Cortex-M3 system, and provides
access to all memory and registers in the system, including processor registers through
the NVIC. System access is independent of the processor status. Either SW-DP or
SWJ-DP accesses AHB-AP.
AHB-AP is a master into the Bus Matrix. Transactions are made using the AHB-AP
programmer's model, which generates AHB-Lite transactions into the Bus Matrix. See
Summary and description of the AHB-AP registers.
AHB-AP does not do back-to-back transactions on the bus, and so all transactions are
non-sequential. AHB-AP can perform unaligned and bit-band transactions. The Bus
Matrix handles these. AHB-AP transactions are not subject to MPU lookups. AHB-AP
transactions bypass the FPB, and so the FPB cannot remap AHB-AP transactions.
SWJ/SW-DP initiated transaction aborts drive an AHB-AP supported sideband signal
called HABORT. This signal is driven into the Bus Matrix, which resets the Bus Matrix
state, so that AHB-AP can access the Private Peripheral Bus for last ditch debugging
such as read/stop/reset the core.
AHB-AP transactions are little endian.
Table 11-28 lists the AHB-AP registers.
Note
You can configure any of the AHB-AP registers to be present or not present. Any
register that is configured as not present reads as zero.
Copyright © 2005-2008 ARM Limited. All rights reserved.
Non-Confidential
System Debug
11-39
Advertisement
Table of Contents
