Registers; Figure 2-1 Processor Register Set - ARM Cortex-M3 Technical Reference Manual

R2p0
Hide thumbs Also See for Cortex-M3:
Table of Contents

Advertisement

Programmer's Model
2.3

Registers

2.3.1
General-purpose registers
2-4
The processor has the following 32-bit registers:
13 general-purpose registers, r0-r12
stack point alias of banked registers, SP_process and SP_main
link register, r14
program counter, r15
one program status register, xPSR.
Figure 2-1 shows the processor register set.
low registers
high registers
Program Status Register
The general-purpose registers r0-r12 have no special architecturally-defined uses. Most
instructions that can specify a general-purpose register can specify r0-r12.
Low registers
Registers r0-r7 are accessible by all instructions that specify a
general-purpose register.
High registers
Registers r8-r12 are accessible by all 32-bit instructions that
specify a general-purpose register.
Registers r8-r12 are not accessible by all 16-bit instructions.
Copyright © 2005-2008 ARM Limited. All rights reserved.
r0
r1
r2
r3
r4
r5
r6
r7
r8
r9
r10
r11
r12
r13 (SP)
r14 (LR)
r15 (PC)
PSR
Non-Confidential
SP_process
SP_main

Figure 2-1 Processor register set

ARM DDI 0337G
Unrestricted Access

Advertisement

Table of Contents
loading

Table of Contents