AC and DC Parameters
DOUT[31:0]
7-8
MCLK
TBE
A[31:0]
D[31:0]
nRW
LOCK
nOPC
T
nTRANS
tbz
MAS[1:0]
The timing parameters used in Figure 7-6 are listed in Table 7-6.
Symbol
T
tbe
T
tbz
MCLK
T
nen
nENOUT
T
dohu
T
The timing parameters used in Figure 7-7 are listed in Table 7-7.
Symbol
T
dohu
T
doutu
T
nen
Copyright © 2001, 2004 ARM Limited. All rights reserved.
T
tbe
Table 7-6 Output 3-state time timing parameters
Parameter
Address and Data bus enable time from TBEr
Address and Data bus disable time from TBEf
doutu
Figure 7-7 Unidirectional data write cycle
Table 7-7 Unidirectional data write cycle timing parameters
Parameter
DOUT[31:0] hold time from MCLKf
MCLKf to DOUT[31:0] valid
MCLKf to nENOUT valid
Figure 7-6 Output 3-state time
Parameter type
Maximum
Maximum
Parameter type
Minimum
Maximum
Maximum
ARM DDI 0210C