Table of Contents
Advertisement
Instruction Timing
18.1
About instruction timing
18-2
The timing information in this chapter covers each instruction in addition to interactions
between instructions. It also contains information about factors that influence timings.
When looking at timings, it is important to understand the role that the system
architecture plays. Every instruction must be fetched and every load/store must go out
to the system. These factors are described along with intended system design, and the
implications for timing.
Copyright © 2005-2008 ARM Limited. All rights reserved.
Non-Confidential
ARM DDI 0337G
Unrestricted Access
Advertisement
Table of Contents
