ARM Cortex-M3 Technical Reference Manual page 300

R2p0
Hide thumbs Also See for Cortex-M3:
Table of Contents

Advertisement

Embedded Trace Macrocell
14.3.3
FIFO functionality
14-10
You can also individually configure the four DWT comparators to compare with the
execute PC to permit the ETM access to a PC compare resource. These inputs are
presented to the ETM as Embedded ICE comparator inputs.
Note
Using a DWT comparator as a PC comparator reduces the number of available data
address comparisons.
See DWT on page 11-13 for more information about the DWT unit.
External inputs
Two external inputs, ETMEXTIN[1:0], enable additional on-chip IP to generate
trigger/enable signals for the ETM.
Start/stop block
The start/stop block controls start/stop behavior by using the embedded ICE inputs to
the ETM. The DWT controls these inputs.
The FIFO size is 24 bytes.
A FIFOFULL output is provided to enable the core to be stalled when the FIFO reaches
a specific depth. Although stalling the core in a typical application is unlikely to be
acceptable, it provides a mechanism for enabling 100% trace that could be compared
with the partial trace obtained for a non-stalled run.
Copyright © 2005-2008 ARM Limited. All rights reserved.
Non-Confidential
ARM DDI 0337G
Unrestricted Access

Advertisement

Table of Contents
loading

Table of Contents