Contents
vi
3.1
4.1
About the memory map .............................................................................. 4-2
4.2
Bit-banding ................................................................................................. 4-5
4.3
ROM memory table .................................................................................... 4-7
5.1
5.2
Exception types .......................................................................................... 5-4
5.3
Exception priority ........................................................................................ 5-6
5.4
Privilege and stacks .................................................................................... 5-9
5.5
Pre-emption .............................................................................................. 5-11
5.6
Tail-chaining ............................................................................................. 5-14
5.7
Late-arriving .............................................................................................. 5-15
5.8
Exit ............................................................................................................ 5-17
5.9
Resets ...................................................................................................... 5-20
5.10
5.11
5.12
Abort model .............................................................................................. 5-27
5.13
Activation levels ........................................................................................ 5-32
5.14
Flowcharts ................................................................................................ 5-34
6.1
Clocking ...................................................................................................... 6-2
6.2
Resets ........................................................................................................ 6-4
6.3
7.1
7.2
8.1
About the NVIC ........................................................................................... 8-2
8.2
8.3
9.1
About the MPU ........................................................................................... 9-2
9.2
9.3
9.4
MPU aborts ............................................................................................... 9-15
9.5
9.6
Copyright © 2005-2008 ARM Limited. All rights reserved.
Non-Confidential
ARM DDI 0337G
Unrestricted Access