ARM Cortex-M3 Technical Reference Manual page 408

R2p0
Hide thumbs Also See for Cortex-M3:
Table of Contents

Advertisement

Glossary
Private Peripheral Bus
Processor
RealView ICE
Reserved
SBO
SBZ
SBZP
Scan chain
Should Be One (SBO)
Should Be Zero (SBZ)
Should Be Zero or Preserved (SBZP)
Serial-Wire Debug Port
Serial-Wire JTAG
Debug Port
SW-DP
Glossary-10
Memory space at
0xE0000000
A processor is the circuitry in a computer system required to process data using the
computer instructions. It is an abbreviation of microprocessor. A clock source, power
supplies, and main memory are also required to create a minimum complete working
computer system.
A system for debugging embedded processor cores using a JTAG interface.
A field in a control register or instruction format is reserved if the field is to be defined
by the implementation, or produces Unpredictable results if the contents of the field are
not zero. These fields are reserved for use in future extensions of the architecture or are
implementation-specific. All reserved bits not used by the implementation must be
written as 0 and read as 0.
See Should Be One.
See Should Be Zero.
See Should Be Zero or Preserved.
A scan chain is made up of serially-connected devices that implement boundary scan
technology using a standard JTAG TAP interface. Each device contains at least one TAP
controller containing shift registers that form the chain connected between TDI and
TDO, through which test data is shifted. Processors can contain several shift registers
to enable you to access selected parts of the device.
Should be written as 1 (or all 1s for bit fields) by software. Writing a 0 produces
Unpredictable results.
Should be written as 0 (or all 0s for bit fields) by software. Writing a 1 produces
Unpredictable results.
Should be written as 0 (or all 0s for bit fields) by software, or preserved by writing the
same value back that has been previously read from the same field on the same
processor.
An optional external interface for the DAP that provides a serial-wire bidirectional
debug interface.
A standard debug port that combines JTAG-DP and SW-DP.
See Serial-Wire Debug Port.
Copyright © 2005-2008 ARM Limited. All rights reserved.
to
.
0xE00FFFFF
Non-Confidential
ARM DDI 0337G
Unrestricted Access

Advertisement

Table of Contents
loading

Table of Contents