ARM Cortex-M3 Technical Reference Manual page 43

1.5.5 Two wait states flash
ARM DDI 0337G
Unrestricted Access
This is the same as one waitstate cases, but with more penalties for branches. The extent
to which the compiler tools reduce the overhead of branches, conditioning loops
towards the strengths of the hardware, the less the effects of the mismatch between core
and memory system speeds. A 128-bit interface is better at this point.
Copyright © 2005-2008 ARM Limited. All rights reserved.
Non-Confidential
Introduction
1-17