Table 5-15 Exception Subtype Transitions - ARM Cortex-M3 Technical Reference Manual

Intended
activation
subtype Triggering event
Thread Reset signal
ISR/NMI HW signal or set-pend
Monitor
Debug event
SVCall SVC instruction
PendSV Software pend request
UsageFault Undefined instruction
NoCpFault Access to absent CP
BusFault Memory access error
MemManage MPU mismatch
HardFault Escalation
FaultEscalate Escalate request from
Configurable fault
handler
a. While halting not enabled.
ARM DDI 0337G
Unrestricted Access
Table 5-15 shows exception subtype transitions.
Activation
Asynchronous
Asynchronous
a Synchronous
Synchronous
Chain
Synchronous
Synchronous
Synchronous
Synchronous
Synchronous
Chain
Copyright © 2005-2008 ARM Limited. All rights reserved.

Table 5-15 Exception subtype transitions

Priority effect
Immediate, thread is lowest
Pre-empt or tail-chain according to priority
If priority less than or equal to current, hard fault
If priority less than or equal to current, hard fault
Pre-empt or tail-chain according to priority
If priority greater than or equal to current, hard fault
If priority greater than or equal to current, hard fault
If priority greater than or equal to current, hard fault
If priority greater than or equal to current, hard fault
Higher than all except NMI
Boosts priority of local handler to same as hard fault so it can
return and chain to Configurable Fault handler
Non-Confidential
Exceptions
5-33