Table 5-10 Faults - ARM Cortex-M3 Technical Reference Manual

R2p0
Hide thumbs Also See for Cortex-M3:
Table of Contents

Advertisement

Exceptions
Fault
Reset
Vector Read error
uCode stack push error
uCode stack push error
uCode stack pop error
uCode stack pop error
Escalated to Hard Fault
MPU mismatch
MPU mismatch
Pre-fetch error
Precise data bus error
5-28
Table 5-10 lists the local faults.
Bit name
Handler
Reset cause
Reset
VECTTBL
HardFault
STKERR
BusFault
MSTKERR
MemManage
UNSTKERR
BusFault
MUNSKERR
MemManage
FORCED
HardFault
DACCVIOL
MemManage
IACCVIOL
MemManage
IBUSERR
BusFault
PRECISERR
BusFault
Copyright © 2005-2008 ARM Limited. All rights reserved.
Notes
Any form of reset.
Bus error returned when reading
the vector table entry.
Failure when saving context using
hardware - bus error returned.
Failure when saving context using
hardware - MPU access violation.
Failure when restoring context
using hardware - bus error
returned.
Failure when restoring context
using hardware - MPU access
violation.
Fault occurred and handler is equal
or higher priority than current,
including fault within fault when
priority does not enable, or
Configurable fault disabled.
Includes SVC, BKPT and other
kinds of faults.
Violation or fault on MPU as a
result of data access.
Violation or fault on MPU as a
result of instruction address.
Bus error returned because of
instruction fetch. Faults only if
makes it to execute. Branch
shadow can fault and be ignored.
Bus error returned because of data
access, and was precise, points to
instruction.
Non-Confidential

Table 5-10 Faults

Trap enable bit
RESETVCATCH
INTERR
INTERR
INTERR
INTERR
INTERR
HARDERR
MMERR
MMERR
BUSERR
BUSERR
ARM DDI 0337G
Unrestricted Access

Advertisement

Table of Contents
loading

Table of Contents