ARM Cortex-M3 Technical Reference Manual page 106

R2p0
Hide thumbs Also See for Cortex-M3:
Table of Contents

Advertisement

Exceptions
5.4.2
Privilege
5-10
Note
Privilege alone does not prevent corruption of stacks, whether malicious or accidental.
A memory protection scheme of one form or another is required to isolate the user code.
That is, you must prevent the user code from writing to memory it does not own,
including other stacks.
Privilege controls access rights, and is decoupled from all other concepts in ARMv7-M.
Code can be privileged, with full access rights, or unprivileged, with limited access
rights. Access rights affect ability to:
Use or not use certain instructions such as MSR fields.
Access System Control Space (SCS) registers.
Access memory or peripherals, based on system design. The processor indicates
to the system whether the code making an access is privileged and so the system
can enforce restrictions on non-privileged access.
Access rules to memory locations based on an MPU. When fitted with an MPU,
the access restrictions can control what memory can be read, written, and
executed.
Only Thread mode can be unprivileged. All exceptions are privileged.
Copyright © 2005-2008 ARM Limited. All rights reserved.
Non-Confidential
ARM DDI 0337G
Unrestricted Access

Advertisement

Table of Contents
loading

Table of Contents