Table 17-1 Trace Out Port Signals - ARM Cortex-M3 Technical Reference Manual

R2p0
Hide thumbs Also See for Cortex-M3:
Table of Contents

Advertisement

17.1.3
TPIU inputs and outputs
Name
Type
TRACECLKIN
Input
TRESETn
Input
TRACECLK
Output
TRACEDATA[3:0]
Output
TRACESWO
Output
ARM DDI 0337G
Trace out
The trace out block serializes formatted data before it goes off-chip.
Advanced Trace Bus interface
The TPIU accepts trace data from a trace source, either direct from a trace source (ETM
or ITM) or using a Trace Funnel. For more information, see Advanced Trace Bus
interface.
Advanced Peripheral Bus interface
The APB interface is the programming interface for the TPIU. For more information,
see Advanced Peripheral Bus interface.
This section describes the TPIU inputs and outputs. It contains the following:
Trace out port
Advanced Trace Bus interface on page 17-6.
Miscellaneous configuration inputs on page 17-6
APB interface on page 17-7.
Trace out port
Table 17-1 describes the trace out port signals.
Description
Decoupled clock from ATB to enable easy control of the trace port speed. Typically this
is derived from a controllable clock source on chip, but an external clock generator could
drive it if a high speed pin is used. Data changes on the rising edge only.
This is a reset signal for the TRACECLKIN domain. This signal is typically driven
from Power on Reset, and must be synchronized to TRACECLKIN.
TRACEDATA changes on both edges of TRACECLK.
Output data for clocked modes.
Output data for asynchronous modes.
Copyright © 2005-2008 ARM Limited. All rights reserved.
Trace Port Interface Unit

Table 17-1 Trace out port signals

17-5

Advertisement

Table of Contents
loading

Table of Contents