Table 396. Standard Message Id Filter Element; Table 397. Standard Message Id Filter Element Field Description - ST STM32G4 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32G4 Series:
Table of Contents

Advertisement

RM0440
Field
E1 Bit 20
BRS
T1 Bits 19:16
DLC[3:0]
E1 Bits 15:0
TXTS[15:0]
43.3.8
FDCAN Standard message ID Filter element
Up to 28 filter elements can be configured for 11-bit standard IDs. When accessing a
Standard Message ID Filter element, its address is the Filter List Standard Start Address
FLSSA plus the index of the filter element (0 ... 27).
Bit 31
S0
SFT[1:0]
Field
Bit 31:30
SFT[1:0]
Bit 29:27
SFEC[2:0]
Table 395. Tx Event FIFO element description (continued)
Bit rate switching
– 0: Frame transmitted without bit rate switching
– 1: Frame transmitted with bit rate switching
Data length code
0 - 8: Frame with 0-8 data bytes transmitted
9 - 15: Frame with 8 data bytes transmitted
Tx Timestamp
Timestamp counter value captured on start of frame transmission. Resolution
depending on configuration of the Timestamp Counter Prescaler TSCC[TCP].

Table 396. Standard Message ID Filter element

24 23
SFEC[2:0]

Table 397. Standard Message ID Filter element Field description

Standard filter type
– 00: Range filter from SFID1 to SFID2
– 01: Dual ID filter for SFID1 or SFID2
(1)
– 10: Classic filter: SFID1 = filter, SFID2 = mask
– 11: Filter element disabled
Standard filter element configuration
All enabled filter elements are used for acceptance filtering of standard frames.
Acceptance filtering stops at the first matching enabled filter element or when the end
of the filter list is reached. If SFEC = 100, 101 or 110 a match sets interrupt flag
IR.HPM and, if enabled, an interrupt is generated. In this case register HPMS is
updated with the status of the priority match.
– 000: Disable filter element
– 001: Store in Rx FIFO 0 if filter matches
– 010: Store in Rx FIFO 1 if filter matches
– 011: Reject ID if filter matches
– 100: Set priority if filter matches
– 101: Set priority and store in FIFO 0 if filter matches
– 110: Set priority and store in FIFO 1 if filter matches
– 111: Not used
FD controller area network (FDCAN)
Description
SFID1[10:0]
Description
RM0440 Rev 1
16 15
8 7
Res.
SFID2[10:0]
1929/2083
0
1965

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32G4 Series and is the answer not in the manual?

Table of Contents

Save PDF