Fujitsu MB96300 series Hardware Manual page 553

F2mc-16fx 16-bit
Hide thumbs Also See for MB96300 series:
Table of Contents

Advertisement

2
■ I
C Interface registers
Bus Control Register (IBCRn)
Bus Status Register (IBSRn)
Ten Bit slave Address register (ITBAn)
Ten bit slave address MasK register (ITMKn)
Seven Bit slave Address register (ISBAn)
R/W
:
Readable and writeable
R
:
Read-only, write has no effect
-
:
Undefined
2
Figure 21.2-1 I
C Interface registers
15
14
13
12
BER BEIE SCC MSS
R/W R/W W R/W
7
6
5
4
BB
RSC
AL
LRB
R
R
R
R
15
14
13
12
-
-
-
-
-
-
-
-
7
6
5
4
TA7 TA6 TA5 TA4 TA3 TA2 TA1 TA0
R/W R/W R/W R/W
15
14
13
12
RAL
-
-
ENTB
R/W R
-
-
7
6
5
4
TM7 TM6 TM5 TM4 TM3 TM2 TM1TM0
R/W R/W R/W R/W
7
6
5
4
-
SA6 SA5 SA4 SA3 SA2 SA1 SA0
-
R/W R/W R/W
CHAPTER 21 400 kHz I
11
10
9
8
IBCRn
ACK GCAA INTE
INT
Initial value
0 0 0 0 0 0 0 0
R/W
R/W
R/W R/W
3
2
1
0
IBSRn
TRX AAS
GCA
ADT
Initial value
0 0 0 0 0 0 0 0
R
R
R
R
11
10
9
8
ITBAHn
-
-
TA9 TA8
Initial value
0 0 0 0 0 0 0 0
-
-
R/W R/W
3
2
1
0
ITBALn
Initial value
0 0 0 0 0 0 0 0
R/W
R/W
R/W R/W
11
10
9
8
ITMKHn
-
-
TM9 TM8
Initial value
0 0 1 1 1 1 1 1
-
-
R/W R/W
3
2
1
0
ITMKLn
Initial value
1 1 1 1 1 1 1 1
R/W
R/W
R/W R/W
3
2
1
0
ISBAn
Initial value
0 0 0 0 0 0 0 0
R/W
R/W
R/W R/W
2
C INTERFACE
B
B
B
B
B
B
B
545

Advertisement

Table of Contents
loading

Table of Contents