Fujitsu MB96300 series Hardware Manual page 627

F2mc-16fx 16-bit
Hide thumbs Also See for MB96300 series:
Table of Contents

Advertisement

MB96300 Super Series Hardware Manual
22.8.5
Message Valid Registers (MSGVAL1n, MSGVAL2n)
The Message Valid Registers (MSGVAL1n, MSGVAL2n) show the validity status for each
message object.
■ Message Valid Registers (MSGVAL1n, MSGVAL2n)
Figure 22.8-5 Configuration of Message Valid Registers (MSGVAL1n, MSGVAL2n)
Message Valid Register 1 high byte
Address : Base + 0xB1
Message Valid Register 1 low byte
Address : Base + 0x B0
Message Valid Register 2 high byte
Address : Base + 0xB3
Message Valid Register 2 low byte
Address : Base + 0x B2
■ Function of the Message Valid Registers (MSGVAL1n, MSGVAL2n)
MSGVAL32-1
Message Valid Bits (of all Message Objects)
1
This Message Object is configured and should be considered by the Message Handler.
These registers hold the MSGVAL bits of the 32 Message Objects. By reading out the MSGVAL bits, the
CPU can check which Message Object is valid. The MSGVAL bit of a specific Message Object can be set/
reset by the CPU via the IFx Message Interface Registers.
If more than 32 message buffers are implemented, the following table gives an overview about the additional
flags:
Table 22.8-4 Additional flags when more than 32 message buffers exist
MSGVAL 4 & 3
MSGVAL 64-33 (address 0xB4)
MSGVAL 6 & 5
MSGVAL 96-65 (address 0xB8)
MSGVAL 8 & 7
MSGVAL 128-97 (address 0xBC)
15
14
H
Read/write ⇒
(R)
(R)
(0)
(0)
Default value⇒
7
6
H
Read/write ⇒
(R)
(R)
(0)
(0)
Default value⇒
15
14
H
Read/write ⇒
(R)
(R)
(0)
(0)
Default value⇒
7
6
H
Read/write ⇒
(R)
(R)
(0)
(0)
Default value⇒
MSGVAL64-57
MSGVAL96-89
MSGVAL128-121
13
12
11
10
MSGVAL16-9
(R)
(R)
(R)
(R)
(0)
(0)
(0)
(0)
5
4
3
2
MSGVAL8-1
(R)
(R)
(R)
(R)
(0)
(0)
(0)
(0)
13
12
11
10
MSGVAL32-25
(R)
(R)
(R)
(R)
(0)
(0)
(0)
(0)
5
4
3
2
MSGVAL24-17
(R)
(R)
(R)
(R)
(0)
(0)
(0)
(0)
addr+0
addr+1
MSGVAL56-49
MSGVAL88-81
MSGVAL120-113
CHAPTER 22 CAN CONTROLLER
⇐ Bit no.
9
8
MSGVAL1Hn
(R)
(R)
(0)
(0)
⇐ Bit no.
1
0
MSGVAL1Ln
(R)
(R)
(0)
(0)
⇐ Bit no.
9
8
MSGVAL2Hn
(R)
(R)
(0)
(0)
⇐ Bit no.
1
0
MSGVAL2Ln
(R)
(R)
(0)
(0)
addr+2
addr+3
MSGVAL48-41
MSGVAL40-33
MSGVAL80-73
MSGVAL72-65
MSGVAL112-105
MSGVAL104-97
619

Advertisement

Table of Contents
loading

Table of Contents