Fujitsu MB96300 series Hardware Manual page 754

F2mc-16fx 16-bit
Hide thumbs Also See for MB96300 series:
Table of Contents

Advertisement

CHAPTER 29 USB FUNCTION
Bit15
Bit14
Bit13
Bit12-11
Bit10
Bit10
Bit9
Bit8-7
Bit6-0
746
Bit names
BIFNI
• This bit Initializes the transmission buffer.
• The BFINI bit is automatically set when the RST flag in the
• When the reset operation has been performed with the RST bit,
• The initialization of the BFINI bit initializes a DRQO and the
DRQOIE
• DRQO interrupt enable. It enables an interrupt to be triggered by
SPKIE
• This bit enables interrupt to be triggered when SPK flag is set.
Undefined
• No functionnality.
BRSTIE
• enable interrupt caused by BRST flag.
DRQ0
• It indicates that OUT packet has been successfully transferred
• Writing "1" is ignored.
• Clear by writing "0". "1" is read at the read modification write.
• After the data write of the transmission buffer is processed, the
• When DRQO = "0", writing "0" is prohibited.
• When DRQO = "1", writing data to the transmission buffer is
SPK
• This bit indicates that the number of transfered data packet
• This bit is a flag triggering an interrupt.
• Writing "1" is ignored.
• Clear by writing "0". "1" is read at the read modification write.
Undefined
• No functinnality
SIZE
• When OUT packets have been transferred from EP0, the number
• Example: 8 bytes Æ "08
UDC control register (UDCC) is set to 0.
clear the RST bit before clearing the BFINI bit.
SPK bit. You must initialize the buffer when you have set the
STAL bit if necessary after you ensure that the DRQI or DRQO
bit is set and there is no access from the HOST.
when DRQO flag is set.
from the EP0 host, the data have been read from the transmission
buffer, and the next transmit data can be written into the buffer.
The DRQO bit trigger an interrupt.
DRQO must be cleared.
enabled. When cleared, this bit indicates the data is set to the
transmission buffer. Therefore, when OUT packet request is
performed with DRQO bit set to "1", NAK response is sent to
the HOST automatically.
successfully received by the HOST is less than the maximum
packet number value set in EP0C:PKS (including 0 byte).
of data bytes that has been written into the reception buffer is
displayed. The SIZE bit is updated to a valid value when
EP0OS:DRQO flag is set.
H
Function
", 64 bytes Æ "40
" (maximum value)
H

Advertisement

Table of Contents
loading

Table of Contents