Fujitsu MB96300 series Hardware Manual page 530

F2mc-16fx 16-bit
Hide thumbs Also See for MB96300 series:
Table of Contents

Advertisement

CHAPTER 20 USART
Serial
clock
Serial
Input
(LIN bus)
LBD
Internal
ICU
Signal
LIN Synch Break Detection Interrupt and Flags
522
Figure 20.7-7 USART behavior as slave in LIN mode
Synch break
(e. g. 14 Tbit)
MB96300 Super Series Hardware Manual
LBR cleared
by CPU
Synch field

Advertisement

Table of Contents
loading

Table of Contents