Fujitsu MB96300 series Hardware Manual page 1037

F2mc-16fx 16-bit
Hide thumbs Also See for MB96300 series:
Table of Contents

Advertisement

MB96300 Super Series Hardware Manual
Revision
Date
5
2006-08-11
5
2006-08-14
5
2006-08-14
6
2006-08-18
6
2006-08-18
6
2006-08-21
6
2006-08-21
6
2006-08-21
6
2006-08-22
6
2006-08-25
6
2006-10-06
6
2006-10-06
6
2006-10-09
6
2006-10-16
6
2006-10-16
7
2006-11-08
7
2006-12-05
7
2006-12-11
Corrected Stepping Motor Controller description
28.6 "PWM1 and PWM2 Selection Registers (PWS1n, PWS2n)"
USART chapter: corrected some formatting issues.
Corrected description of ESIR:AICD bit
Table 21.4-4 "Configuration of the extended status/control register (ESCRn)"
Changed naming: fixed vector mode -> internal vector mode
CHAPTER 2 "CPU"
CHAPTER 9 "RESETS AND STARTUP"
CHAPTER 13 "EXTERNAL BUS INTERFACE"
Added explanation of USART ESIR:AICD.
CHAPTER 21 "USART"
Changed Alarm comparator input pin name to ALARMn.
Figure 20.1-1 "Block diagram of Alarm Comparator"
Corrected pin-out of MB96(F)36x, pin 35, 36
Figure 1.6-5 "Pin assignment of MB96(F)36x"
Table 1.8-1
Corrected product line-up, feature CAN, part numbers.
Table 1.2-1 "Product Lineup"
Corrected reset value of PLLCR
Figure 6.2-6 "Configuration of the PLL Control Register (PLLCR)"
Added RTC for MB96(F)34x
Changed max. operation frequency to 56MHz
MB96F38x: - added two additional UARTs, added 1ch SG, added 4ch ICU
LCD: changed prescaler settings for Subclock and RC-Clock
Flash: table with recommended setting changed
register name changed of CANx output enable register
Overview: INTxR renamed to INTx_R, INT3_R1 added to all Cantrol Pin
assignments
Overview: IO circuit types corrected according to DS: 4mA -> 5/2mA, I2C cell
added with 3mA
RTC: Corrected bit position description of register WTCKSR.
Figure 25.2-1 "Real Time Clock registers"
Figure 25.2-4 "Clock Select Register (WTCKSR)"
External bus: Setting the clock to inactive level during external bus pause is
possible only for divided ECLK clock (DIV[2:0]≠"000")
Added USART 7_R, 8_R, RTC for MB96F35x
Table 1.2-1 "Product Lineup"
Figure 1.6-4 "Pin assignment of MB96(F)35x"
Table 1.8-1
Modification
REVISION HISTORY
1029

Advertisement

Table of Contents
loading

Table of Contents