Fujitsu MB96300 series Hardware Manual page 292

F2mc-16fx 16-bit
Hide thumbs Also See for MB96300 series:
Table of Contents

Advertisement

CHAPTER 11 WATCHDOG TIMER AND WATCHDOG RESET
Table 11.2-1 Function Description of Each Bit of the Watchdog Timer Configuration register (WDTC) (1/2)
Bit name
bit 0 -
WTI0 to WTI3:
bit 3
Watchdog Timer
Interval select
bits
284
• These bits select the Watchdog Timer Interval according to the following table:
bit3
bit2
bit1
bit0
WTI3
WTI2
WTI1
WTI0
0
0
0
0
0
0
0
1
0
0
1
0
0
0
1
1
0
1
0
0
0
1
0
1
0
1
1
0
0
1
1
1
1
0
0
0
1
0
0
1
1
0
1
0
1
0
1
1
1
1
0
0
1
1
0
1
1
1
1
0
1
1
1
1
• These bits are initialized to "0000" by any reset.
• It is not possible to change the setting of these bits after activation of the Watchdog reset
function (by first writing to the Watchdog Timer Clear Pattern register). Configuring
these bits and activating the Watchdog reset function with one 16 bit write access
however is possible.
• After a reset, these bits can be written again.
MB96300 Super Series Hardware Manual
Function
Watchdog Timer Interval depending on selected clock source
RC clock selected
Main clock selected
(corresponding time for
(corresponding time for
nominal RC clock frequency
Main clock frequency
of 2MHz/100kHz)
9
9
2
/ CLKRC (~256µs/5.1ms)
2
/ CLKMC (~128µs)
10
10
2
/ CLKRC (~512µs/10.2ms)
2
/ CLKMC (~256µs)
11
11
2
/ CLKRC (~1ms/20.5ms)
2
/ CLKMC (~512µs)
12
12
2
/ CLKRC (~2ms/41ms)
2
/ CLKMC (~1ms)
13
13
2
/ CLKRC (~4ms/82ms)
2
/ CLKMC (~2ms)
14
14
2
/ CLKRC (~8ms/164ms)
2
/ CLKMC (~4ms)
15
15
2
/ CLKRC (~16ms/328ms)
2
/ CLKMC (~8ms)
16
16
2
/ CLKRC (~32ms/655ms)
2
/ CLKMC (~16ms)
17
17
2
/ CLKRC (~65ms/1.3s)
2
/ CLKMC (~32ms)
18
18
2
/ CLKRC (~131ms/2.6s)
2
/ CLKMC (~65ms)
19
19
2
/ CLKRC (~262ms/5.2s)
2
/ CLKMC (~131ms)
20
20
2
/ CLKRC (~524ms/10.4s)
2
/ CLKMC (~262ms)
21
21
2
/ CLKRC (~1.05s/21s)
2
/ CLKMC (~524ms)
22
22
2
/ CLKRC (~2.1s/42s)
2
/ CLKMC (~1.049s)
23
23
2
/ CLKRC (~4.2s/84s)
2
/ CLKMC (~2.097s)
24
24
2
/ CLKRC (~8.4s/168s)
2
/ CLKMC (~4.19s)
Sub clock selected
(corresponding time for
Sub clock frequency
of 4MHz)
of 32.768kHz)
9
2
/ CLKSC (15.6ms)
10
2
/ CLKSC (31.25ms)
11
2
/ CLKSC (62.5ms)
12
2
/ CLKSC (125ms)
13
2
/ CLKSC (250ms)
14
2
/ CLKSC (500ms)
15
2
/ CLKSC (1s)
16
2
/ CLKSC (2s)
17
2
/ CLKSC (4s)
18
2
/ CLKSC (8s)
19
2
/ CLKSC (16s)
20
2
/ CLKSC (32s)
21
2
/ CLKSC (64s)
22
2
/ CLKSC (128s)
23
2
/ CLKSC (256s)
24
2
/ CLKSC (512s)

Advertisement

Table of Contents
loading

Table of Contents