Tim10/11/13/14 Counter (Timx_Cnt); Tim10/11/13/14 Prescaler (Timx_Psc); Tim10/11/13/14 Auto-Reload Register (Timx_Arr) - ST STM32F101 series Reference Manual

RM0008
16.5.6

TIM10/11/13/14 counter (TIMx_CNT)

Address offset: 0x24
Reset value: 0x0000
15 14 13
rw rw rw
Bits 15:0 CNT[15:0]: Counter value
16.5.7

TIM10/11/13/14 prescaler (TIMx_PSC)

Address offset: 0x28
Reset value: 0x0000
15 14 13
rw rw rw
Bits 15:0 PSC[15:0]: Prescaler value
The counter clock frequency CK_CNT is equal to f
PSC contains the value to be loaded in the active prescaler register at each update event.
16.5.8

TIM10/11/13/14 auto-reload register (TIMx_ARR)

Address offset: 0x2C
Reset value: 0x0000
15 14 13
rw rw rw
Bits 15:0 ARR[15:0]: Auto-reload value
ARR is the value to be loaded in the actual auto-reload register.
Refer to
behavior.
The counter is blocked while the auto-reload value is null.
12 11 10 9
rw rw rw rw
12 11 10 9
rw rw rw rw
12 11 10 9
rw rw rw rw
Section 16.3.1: Time-base unit on page 421
DocID13902 Rev 15
General-purpose timers (TIM9 to TIM14)
8 7 6 5
CNT[15:0]
rw rw rw rw
8 7 6 5
PSC[15:0]
rw rw rw rw
CK_PSC
8 7 6 5
ARR[15:0]
rw rw rw rw
for more details about ARR update and
4 3 2
rw rw rw
4 3 2
rw rw rw
/ (PSC[15:0] + 1).
4 3 2
rw rw rw
1 0
rw rw
1 0
rw rw
1 0
rw rw
458/1128
460