Sdio Suspend/Resume Operation; Sdio Interrupts; Ce-Ata Specific Operations; Command Completion Signal Disable - ST STM32F101 series Reference Manual

RM0008
As SDIO_CK is stopped, any command can be issued to the card. During a read/wait
interval, the SDIO can detect SDIO interrupts on SDIO_D1.
22.6.3

SDIO suspend/resume operation

While sending data to the card, the SDIO can suspend the write operation. the
SDIO_CMD[11] bit is set and indicates to the CPSM that the current command is a suspend
command. The CPSM analyzes the response and when the ACK is received from the card
(suspend accepted), it acknowledges the DPSM that goes Idle after receiving the CRC
token of the current block.
The hardware does not save the number of the remaining block to be sent to complete the
suspended operation (resume).
The write operation can be suspended by software, just by disabling the DPSM
(SDIO_DCTRL[0] =0) when the ACK of the suspend command is received from the card.
The DPSM enters then the Idle state.
To suspend a read: the DPSM waits in the Wait_r state as the function to be suspended
sends a complete packet just before stopping the data transaction. The application
continues reading RxFIFO until the FIF0 is empty, and the DPSM goes Idle automatically.
22.6.4

SDIO interrupts

SDIO interrupts are detected on the SDIO_D1 line once the SDIO_DCTRL[11] bit is set.
22.7

CE-ATA specific operations

The following features are CE-ATA specific operations:
•
sending the command completion signal disable to the CE-ATA device
•
receiving the command completion signal from the CE-ATA device
•
signaling the completion of the CE-ATA command to the CPU, using the status bit
and/or interrupt.
The SDIO supports these operations only for the CE-ATA CMD61 command, that is, if
SDIO_CMD[14] is set.
22.7.1

Command completion signal disable

Command completion signal disable is sent 8 bit cycles after the reception of a short
response if the 'enable CMD completion' bit, SDIO_CMD[12], is not set and the 'not interrupt
Enable' bit, SDIO_CMD[13], is set.
The CPSM enters the Pend state, loading the command shift register with the disable
sequence "00001" and, the command counter with 43. Eight cycles after, a trigger moves
the CPSM to the Send state. When the command counter reaches 48, the CPSM becomes
Idle as no response is awaited.
22.7.2

Command completion signal enable

If the 'enable CMD completion' bit SDIO_CMD[12] is set and the 'not interrupt Enable' bit
SDIO_CMD[13] is set, the CPSM waits for the command completion signal in the Waitcpl
state.
Secure digital input/output interface (SDIO)
DocID13902 Rev 15 596/1128
612