Analog-to-digital converter (ADC)
11.9.1
Injected simultaneous mode
This mode converts an injected channel group. The source of external trigger comes from
the injected group mux of ADC1 (selected by the JEXTSEL[2:0] bits
register). A simultaneous trigger is provided to ADC2.
Note:
Do not convert the same channel on the two ADCs (no overlapping sampling times for the
two ADCs when converting the same channel).
At the end of conversion event on ADC1 or ADC2:
•
The converted data is stored in the ADC_JDRx registers of each ADC interface.
•
An JEOC interrupt is generated (if enabled on one of the two ADC interfaces) when the
ADC1/ADC2 injected channels are all converted.
Note:
In simultaneous mode, exactly the same sampling time should be configured for the two
channels that will be sampled simultaneously by ACD1 and ADC2.
11.9.2
Regular simultaneous mode
This mode is performed on a regular channel group. The source of the external trigger
comes from the regular group mux of ADC1 (selected by the EXTSEL[2:0] bits
ADC1_CR2 register). A simultaneous trigger is provided to the ADC2.
Note:
Do not convert the same channel on the two ADCs (no overlapping sampling times for the
two ADCs when converting the same channel).
At the end of conversion event on ADC1 or ADC2:
•
A 32-bit DMA transfer request is generated (if DMA bit is set) which transfers to SRAM
the ADC1_DR 32-bit register containing the ADC2 converted data in the upper
halfword and the ADC1 converted data in the lower halfword.
•
An EOC interrupt is generated (if enabled on one of the two ADC interfaces) when
ADC1/ADC2 regular channels are all converted.
Note:
In regular simultaneous mode, exactly the same sampling time should be configured for the
two channels that will be sampled simultaneously by ACD1 and ADC2.
229/1128
Figure 30. Injected simultaneous mode on 4 channels
CH0
CH1
ADC2
ADC1
CH3
CH2
Trigger
DocID13902 Rev 15
CH2
CH3
CH1
CH0
End of injected conversion on ADC1 and ADC2
RM0008
ADC1_CR2
in the
Sampling
Conversion
in the