Combined Injected Simultaneous + Interleaved; Figure 36. Alternate + Regular Simultaneous; Figure 37. Case Of Trigger Occurring During Injected Conversion; Figure 38. Interleaved Single Channel With Injected Sequence Ch11, Ch12 - ST STM32F101 series Reference Manual

Advanced arm-based 32-bit mcus

Hide thumbs Also See for STM32F101 series:

Table of Contents

Analog-to-digital converter (ADC)

If a trigger occurs during an injected conversion that has interrupted a regular conversion, it

will be ignored.

Combined injected simultaneous + interleaved

It is possible to interrupt an interleaved conversion with an injected event. In this case the

interleaved conversion is interrupted and the injected conversion starts, at the end of the

injected sequence the interleaved conversion is resumed.

using an example.

When the ADC clock prescaler is set to 4, the interleaved mode does not recover with

evenly spaced sampling periods: the sampling interval is 8 ADC clock periods followed by 6

ADC clock periods, instead of 7 clock periods followed by 7 clock periods.

shows the behavior in this case (2nd trig is ignored).

DocID13902 Rev 15

synchro not lost

shows the behavior