Tim1&Tim8 Counter (Timx_Cnt); Tim1&Tim8 Prescaler (Timx_Psc); Tim1&Tim8 Auto-Reload Register (Timx_Arr) - ST STM32F101 series Reference Manual

Advanced-control timers (TIM1&TIM8)
14.4.10 TIM1&TIM8 counter (TIMx_CNT)
Address offset: 0x24
Reset value: 0x0000
15 14 13
rw rw rw
Bits 15:0 CNT[15:0]: Counter value
14.4.11 TIM1&TIM8 prescaler (TIMx_PSC)
Address offset: 0x28
Reset value: 0x0000
15 14 13
rw rw rw
Bits 15:0 PSC[15:0]: Prescaler value
14.4.12 TIM1&TIM8 auto-reload register (TIMx_ARR)
Address offset: 0x2C
Reset value: 0x0000
15 14 13
rw rw rw
Bits 15:0 ARR[15:0]: Auto-reload value
351/1128
12 11 10 9
rw rw rw rw
12 11 10 9
rw rw rw rw
The counter clock frequency (CK_CNT) is equal to f
PSC contains the value to be loaded in the active prescaler register at each update event
(including when the counter is cleared through UG bit of TIMx_EGR register or through
trigger controller when configured in "reset mode").
12 11 10 9
rw rw rw rw
ARR is the value to be loaded in the actual auto-reload register.
Refer to Section 14.3.1: Time-base unit on page 295
and behavior.
The counter is blocked while the auto-reload value is null.
DocID13902 Rev 15
8 7 6 5
CNT[15:0]
rw rw rw rw
8 7 6 5
PSC[15:0]
rw rw rw rw
CK_PSC
8 7 6 5
ARR[15:0]
rw rw rw rw
4 3 2
rw rw rw
4 3 2
rw rw rw
/ (PSC[15:0] + 1).
4 3 2
rw rw rw
for more details about ARR update
RM0008
1 0
rw rw
1 0
rw rw
1 0
rw rw