Figure 338. Transmission Bit Order; Figure 339. Transmission With No Collision - ST STM32F101 series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F101 series:
Table of Contents

Advertisement

RM0008
Ethernet (ETH): media access control (MAC) with DMA controller

Figure 338. Transmission bit order

LSB
MSB
D0
D1
Bibit stream
LSB
D0
D1
MII_TXD[3:0]
D2
MSB
D3
Nibble stream
ai15632
MII/RMII transmit timing diagrams

Figure 339. Transmission with no collision

MII_TX_CLK
MII_TX_EN
MII_TXD[3:0]
PR
EA
MB
LE
MII_CS
MII_COL
Low
ai15631
DocID13902 Rev 15
980/1128
1064

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F101 series and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Stm32f107 seriesStm32f102 seriesStm32f103 seriesStm32f105 seriesStm32f101 series

Table of Contents